Semiconductor device junction temperatures are maintained within datasheet specified limits to avoid failure in power converters. Burn-in tests are used to ensure this. In inverters, thermal time constants can be large and burn-in tests are required to be performed over long durations of time. At higher power levels, besides increased production cost, the testing requires sources and loads that can handle high power. In this paper, a novel method to test a high power three-phase grid-connected inverter is proposed. The method eliminates the need for high power sources and loads. Only energy corresponding to the losses is consumed. The test is done by circulating rated current within the three legs of the inverter. All the phase legs being loaded, the method can be used to test the inverter in both cases of a common or independent cooling arrangement for the inverter phase legs. Further, the method can be used with different inverter configurations -three-wire or four-wire and for different PWM techniques. The method has been experimentally validated on a 24kVA inverter for a four-wire configuration that uses sine-triangle PWM and a three-wire configuration that uses conventional space vector PWM.
I. INTRODUCTION
There has been a surge in the number of inverters connected to the grid in the recent past due to increasing use of power quality converters and distributed generation units. The power levels of these inverters have also increased to MW range [1], [2] . To avoid failure and to ensure high reliability of these inverters, the junction temperature of their semiconductor devices need to be maintained within datasheet specified limits. In this paper, a novel test method for thermal testing of the semiconductor devices of a high power three-phase grid-connected inverter with output LCL filter is proposed.
Many testing methods for inverters are discussed in literature [3] - [17] , the development of which can be traced to the increasing use of Uninterruptible Power Supplies (UPS) and chargers. Burn-in tests of UPS and chargers are run typically for 72 hours [3] , [4] . The need to reduce the energy costs involved in the burn-in tests led to the development of several testing methods starting from the late 1980s. These methods fall under the two broad classification -the regenerative method and the opposition method explained below.
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Converters for regeneration ac source dc source Power circulation In regenerative method, an additional system of similar rating as the system under test regenerates the power consumed, except for the losses which are supplied by an ac or dc source. Fig. 1(a) and Fig. 1(b) show two generic block diagrams of a regenerative set-up. References [3] - [8] , [10] - [15] use the regenerative method.
References [4] and [12] use simple passive components for regeneration. References [3] , [5] - [8] , [10] , [11] , [13] use additional converters for regeneration with differences in their topology. References [3] , [5] and [7] achieve Unity Power Factor (UPF) along with regeneration. References [14] and [15] discuss regenerative methods for high power inverters. While [14] uses a motor-generator set to regenerate power, [15] uses two inverters connected back-to-back for regeneration.
In opposition method, one leg of the inverter is tested at a time. As shown in Fig. 1 (c) an inductive filter is connected between two legs of the inverter and the third leg is left unused. By adjusting the differential voltage across the inductor, rated current is circulated between the two legs while maintaining the rated output voltage at one of the legs, which would be the leg under test. The power drawn from the source is only to compensate for the losses in the system and hence is minimal. References [9] and [16] use the opposition method. Apart from the regenerative and opposition methods, [17] explores the use of series-resonance principle for inverter testing.
All regenerative methods require additional passive components [4] , [12] or converters [3] , [5] - [8] , [10] , [11] , [13] - [15] of similar or higher rating than the inverter under test. This may suit testing of low power mass-produced inverters but can be impractical for high power converters, especially the ones that are custom built. The opposition method, also known as the two leg test [9] , [16] , and the series resonant approach [17] are the two available methods that do not require additional systems of similar or higher power rating as the inverter under test. However, the usefulness of the opposition method and series-resonance approach are limited to systems where each leg is mounted on a separate heatsink or where the thermal cooling loop for each phase leg is independent since all the legs are not switched during these tests.
The method proposed in this paper does not require additional systems of similar power rating as the inverter under test. Only the losses are taken from the grid. So, the additional systems used are of low power rating.
Further, the method does not require any additional sensors or modifications in the control hardware. Only changes in software are required and can be implemented easily in the digital controller. Using the proposed method, the semiconductor device thermal test can be done in either case of the cooling arrangement being common or independent for each leg of the inverter as all legs of the inverter are loaded during the test.
II. ACTUAL SYSTEM AND TEST CONFIGURATION Fig. 2(a) shows the actual system with an LCL filter connected at the output terminals to meet the IEEE standards for grid-connection [18] , [19] . Both 3-wire connection shown in solid lines and 4-wire connection shown in dashed lines are considered. The configuration shown represents a wide range of practical gridconnected inverter systems [20] - [22] . Fig. 2(b) shows the test configuration that has a low power front-end converter operating at UPF. The front-end converter powers the dc bus and supplies the losses in the system.
The high power three-phase inverter with the output LCL filter is the system under test (SUT). One end of the 3-phase LCL filter is shorted, as shown. The configuration does not use a high-power source and load.
The paper discusses the proposed method in detail for testing the 4-wire configuration of the actual system.
Section VIII discusses the modifications required to test a 3-wire configuration. 
A. Proposed Test Method for Grid-Connected Inverters
In the proposed method, each leg of the three-phase inverter is tested one at a time. 
From (1), by forcing i Y and i B to follow appropriately set current references, i R can be controlled to be the same as in the actual system. There are theoretically infinite possible combinations of i Y and i B that give the required i R . In the proposed method, i Y and i B are chosen to form a three-phase balanced system of currents with i R . As can be seen in Section VII, this selection of currents help in semiconductor device thermal test even when the power semiconductor devices or modules are mounted on a common heatsink. The two-leg test [9] , [16] shown in Fig. 1(c) is a particular case of the proposed test method with i B = 0 and i Y = −i R .
III. PHASOR ANALYSIS
The equivalence of the LUT in the actual system and test configuration in terms of fundamental frequency voltage and current at the inverter output terminals can be shown through phasor analysis. Let, V Rg , V Yg , 
And, from Fig. 2(b) , we have for the test configuration,
In the test configuration, V S represents the common mode fundamental frequency voltage. To achieve the same voltage as the actual system at the LUT, the common mode voltage is set equal to the grid-side voltage at the LUT in the actual system. For example, when R-phase leg is the LUT, V S is set to V Rg , so that (3) is identical to (2). It can be observed that the peak terminal voltage required by the proposed test configuration is not larger than that for the actual system for an inverter designed to operate in a complete range of power factor angles.
As shown in Fig. 4 (a), the inverter output voltages being balanced, the fundamental frequency common mode voltage at the inverter output is zero for the actual system. As shown in Fig 
IV. COMMON MODE AND DIFFERENTIAL MODE EQUIVALENT CIRCUITS OF THE INVERTER OUTPUT FILTER FOR A THREE-PHASE 4-WIRE CONFIGURATION
The common mode and differential mode equivalent circuit models developed in this section are used for controller design in Section V and in the analysis of low frequency ripple in the dc bus in Section VI.
Besides the low frequency (LF) fundamental voltage, PWM inverter output contains high frequency (HF) ripple voltages at the switching frequency, their multiples and side-bands [25] . At every frequency, the voltage can further have common mode (CM) and differential mode (DM) components. So, there can be low frequency common mode (LFCM), low frequency differential mode (LFDM), high frequency common mode (HFCM) and high frequency differential mode (HFDM) components at the output of an inverter.
Based on the predominant current flow paths of these components, simple equivalent circuits can be drawn as shown in Fig A. Equivalent Circuits of the Actual System 2) For high frequency switching ripple components: At frequencies other than the fundamental, the grid is ideally a short. Considering switching frequencies of 2 kHz and above, the ripple current through L 2 is negligible for LCL filters that comply with IEEE recommended [18] , [19] harmonic limits. Hence, we have only L 1 and C connected in series for both CM and DM. 2) For high frequency switching ripple components: The CM components do not have a closed path to flow through L 2 . So, L 2 is open in the common mode circuit. Considering switching frequencies of 2 kHz and above, the ripple current through L 2 is negligible. So, for DM also, L 2 is open. Hence we have only L 1 and C connected in series for both CM and DM as shown in Fig. 5(b) . Hence, there is no additional stress imposed on the ac filter circuits due to the proposed test.
B. Equivalent Circuits of the Proposed Test Configuration

V. CONTROL METHOD AND EXPERIMENTAL PARAMETERS
A. Current Control
As discussed in Section III, a fundamental frequency CM and DM component of voltage exists at the output terminals in the test configuration and the balanced three-phase currents are due to only the DM component.
So, the LFDM equivalent circuit is used in the design of the controller. The controller outputs only the DM component. The CM voltage is given as feed-forward in the control. Using Fig. 3 and Fig. 5 (b) the LFDM equivalent circuit for current control is shown in Fig. 6(a) . Applying Kirchhoff's voltage law (KVL) around loop 1 and loop 2 shown in Fig. 6(a) , we have,
where, R R , R Y and R B are the resistances associated with the inductors and
The above equations represent a two input (i Y , i B ) two output (v YiO , v BiO ) system. The following substitutions are used to convert the system into two decoupled system of equations.
Using (4), (5) and assuming an equal inductance (L) and associated resistance (R) in all the phases, we have,
The control is similar to the current control of a RL circuit. Fig. 6(b) shows the control block diagram. A proportional resonant (PR) controller [26] - [29] has been used.
From (5) and (6), assuming an equal inductance (L) and associated resistance (R) in all the phases, the voltage references v YiO and v BiO for the current controlled legs are given by,
The complete control block diagram is shown in Fig. 6(c) .
B. Base Values and Inverter Parameters
Analysis and experimental validation of the proposed method was carried out at a rating of 24 kVA. A singlephase front-end converter charges the dc bus. Both the front-end converter and the inverter were controlled using a single TMS320F2812 DSP board. Sine-triangle modulation was considered for the three-phase 4-wire operation and conventional space vector modulation (CSVPWM) was considered for the three-phase 3-wire operation. The inverter was operated at a dc bus voltage of 800 V for sine-triangle modulation and at a reduced Table. I. From the table, at switching frequency, the impedance of L 1 is 6.9 p.u. and C is 0.053 p.u. So, the capacitor C can be assumed to be shorted in the HFCM and HFDM equivalent circuits shown in Fig. 5 . Also, at the fundamental frequency, the impedance of L 1 is 0.035 p.u. and C is 10.6 p.u. So, the inductor L 1 can be assumed to be shorted in the LFCM equivalent circuit shown in Fig. 5(b) . This simplification is utilised in the analysis in Section VI.
VI. ANALYSIS OF LOW FREQUENCY VOLTAGE RIPPLE IN DC BUS CAPACITORS DUE TO PROPOSED TEST CONFIGURATION
In the actual system, ideally there is zero low frequency ripple current in the dc bus capacitors. The lowest frequency component present in the dc bus current is around the switching frequency. However, in the test configuration low frequency ripple at twice the fundamental frequency is present in the dc bus current. This is reflected in the dc bus voltage also. In this section, analysis has been provided to show that the ripple in voltage due to this component is negligible.
A. Low frequency ripple due to output fundamental CM component
Using the LFCM equivalent circuit shown in Fig. 5(b) and shorting the inductor L 1 as suggested in Section V, the LFCM circuit reduces to a voltage applied to a simple capacitor. The grid voltage is the CM voltage in the test configuration as shown in Fig. 4(b) .
Considering R-phase to be the LUT, let the grid voltage and hence the CM voltage v CM (t) at the output of the test configuration be given by,
where, V m = V g √ 2 and ω = 2 · π · f f u . At steady state, the current i CM (t) due to this CM voltage is,
So, the total instantaneous ac side power due to the CM voltage and current in the three phases is,
By equating the above to the input side power, the input side low frequency current ripple and the corresponding input side low frequency voltage ripple can be computed. The peak-to-peak low frequency voltage ripple V ripple,pk−pk in the dc bus can be derived to be,
Using values in Table. I, V ripple,pk−pk = 0.957V or 0.0048p.u. which is negligible.
B. Low frequency ripple due to output fundamental DM component
Let the fundamental frequency component of current at the R-phase inverter leg output be given by,
where, I m = I rated √ 2, ω = 2 · π · f f u and φ is the emulated grid power factor.
Using the LFDM equivalent circuit shown in Fig. 5(b) , at steady state, the fundamental frequency voltage across the R-phase output filter inductors is given by,
Similar expressions for i Y (t), i B (t), v L Y (t) and v L B (t) of the other two phases can be written. Then, the total instantaneous ac side power due to the DM voltage and current in the three phases is,
This indicates that ideally power circulates among the three phases and only the losses are drawn from the dc side in case of the DM component. There is no low frequency ripple due to the DM component.
VII. THERMAL ANALYSIS OF TEST CONFIGURATION AND EXPERIMENTAL RESULTS
A. Current Control Table. I. CH1, CH2, CH3: 50A/div; CH4: 100V/div.
B. Thermal Testing of Semiconductor Devices
The junction temperature can be estimated from the heatsink temperature using simple steady-state thermal models [31] . The heatsink temperature can be analytically estimated from the total losses generated by the semiconductor devices mounted on the heatsink using the thermal resistance of the heatsink. In some IGBT modules, the case temperature can be measured using in-built temperature sensors [32] . In such cases, the case temperature can be used for more accurate estimation of the junction temperature. In this paper, the heatsink temperature is used.
Besides maintaining the heatsink temperature in the test configuration to be the same as that of the actual system, it is essential that the power loss in each of the individual semiconductor devices of the LUT are similar in both the cases for the junction temperature to be identical in both the cases. Further, the power loss in the individual semiconductor devices of the legs other than the LUT should not exceed their usual losses under the rated operating conditions.
The total loss in each switching element SW1 through SW6 shown in Fig. 2(b) consists of the IGBT conduction loss (P S cond ), diode conduction loss (P D cond ), IGBT switching loss (P S sw ) and the diode reverse recovery loss (P D rr ). At higher currents, the terminal losses of the modules (P M od term ) can also be included. The analytical computation done in this paper for the various power loss components in an IGBT using the datasheet parameters in based on [33] - [35] . The effect of output current ripple on the heatsink temperature rise is negligible as discussed in [33] , [34] and hence has been neglected in the power loss computations.
1) Heatsink Temperature:
In the experimental set-up, three SKM150GB12T4G [36] IGBT modules -one for each leg of the three-phase inverter -are used. All the modules are mounted on a common heatsink. Fig. 8(a) shows the plot of the analytically computed loss components in one leg of the inverter for varying load angle or power factor angle, φ in the actual system. φ is the angle between fundamental frequency voltage and current at the grid. The IGBT switching loss and the diode reverse recovery loss are constant for a chosen switching frequency. But, the conduction losses in the IGBT and diode vary sinusoidally with load angle as the average conduction period of the IGBT and diode varies with the load angle. The sinusoidal variation in the total loss with varying φ can be observed from the magnified view of the total power loss curve shown in Fig. 8(b) .
The total power loss curve of a single leg of the inverter can be represented as,
P (φ) represents the total power loss at a given φ. P o represents the average total power loss and P m represents the peak of the sinusoidal component of total power loss for varying φ.
The power factor angle φ is the same for the three legs in the actual system. In the test configuration, the voltage at the short circuit point corresponds to the grid voltage of the LUT and the three-phase currents are balanced. So, the power factor angle is φ for the LUT and are (φ − 120 o ) and (φ + 120 o ) for the other two legs. The total power loss curves for the individual phase legs in the test configuration has been shown in Fig. 8(c) . Thus, the power loss in the inverter for the actual system is 3 · P (φ) and that of the test configuration Table II shows the analytically computed power loss parameters, total power loss in the actual system, total power loss in the test configuration and the maximum error in the total power loss for the experimental set-up used. The maximum error in the total power loss is less than 0.5%. A corresponding error exists in the heatsink and junction temperatures also. The maximum error in the total power loss depends on the switching frequency. At lower switching frequencies, the conduction loss is comparable with the switching loss and hence the percentage error is higher. However, even at lower switching frequencies, the percentage error is seen to be small. With the other parameters remaining the same, at switching Fig. 2(a) . The power loss components in one leg has been shown. The power loss curves are the same for all the legs. Right side Y axis shows the experimental total power loss in the three legs for the test configuration shown in Fig. 2(b) . (b) A magnified view of the total power loss encircled in dashed lines in Fig. 8(a) . (c) Power loss in test configuration shown in Fig. 2(b) for the phases R,Y and B.
frequencies of 5 kHz and 2.5 kHz the analytically computed maximum percentage error is 0.7% and 1.05%
respectively. The percentage errors indicate that the maximum error percentage in the total power loss in the actual system versus the proposed method is negligible even when the conduction loss is comparable to the switching loss. In the above discussion, it is assumed that all the three legs of the inverter are mounted on the same heatsink. If each leg of the inverter are mounted on individual heatsinks, the power loss in the LUT is P (φ) for both the acutal system and the test configuration. Fig. 9(a) , it can be seen that the nature of the analytical and experimental curves is similar though there is a 7% error between the two curves.
The analytical computations are done using datasheet specified values of device parameters extrapolated to the actual gate resistances and dc bus voltage used in the hardware set-up along with the experimentally obtained thermal resistance of the heatsink. Fig. 8(a) shows the corresponding experimental total power loss in the test system for the three legs calculated using the thermal resistance of the heatsink and the measured temperature rise. Hence, the semiconductor device thermal testing can be performed satisfactorily using the test configuration for either case of a common or an individual heatsink for the switching elements or modules.
C. Input Power
The input power drawn varied between 1038W to 1108W for load angle variations from −180 o to +180 o with the output power being 24kV A. The input power is 4.5% of the output VA and corresponds to the losses in the test configuration including the front-end converter.
VIII. THREE-PHASE 3-WIRE CONFIGURATION
In case of a 3-wire configuration for the actual system, the fourth wire in the test configuration shown as dashed lines in Fig. 2(b) is disconnected. Disconnecting the fourth wire changes only the CM currents. The fundamental frequency currents can still be maintained to be three-phase balanced and at the rated value. But since the voltages at the output terminals of the test configuration are predominantly CM, the current ripple is low compared to the 3-wire configuration of the actual system. As discussed earlier, the effect of output ripple current on the thermal testing of the semiconductor devices is negligible. Hence, the thermal testing of the semiconductor devices can be done for the 3-wire configuration as it was done for the 4-wire case.
A. Application of the test procedure to space vector based PWM techniques
The discussion in this paper is based on sine-triangle PWM. However, for better utilization of the dc bus voltage and for reducing the harmonic distortion in the output current, space vector based PWM techniques are used in grid-connected systems that use a three-phase 3-wire configuration [37] . The modulation signal in space vector based PWM techniques can be seen as the sum of a fundamental frequency sine wave modulation signal and a common mode modulation signal. So, by adding the appropriate common mode modulation signal to the sine wave modulation signal, the method can still be used for any space vector based PWM technique. Experimental parameters are as shown in Table. I. CH1, CH2, CH3: 50A/div; CH4: 1V/div. A multiplication factor of 100 is to be used to convert the DSP modulation signal to the actual output voltage.
For CSVPWM, the switching losses remain the same as sine-triangle modulation scheme. The analysis of conduction loss in the semiconductor switches can be done by approximating the common mode modulation signal by a third-harmonic sine wave. The influence of the common mode modulation signal on the conduction loss and hence the total power loss as compared to the sine-triangle modulation scheme can be shown to be negligible [38] . Fig. 9(b) shows the analytical and experimental heatsink temperature rise for the test system operated using CSVPWM scheme. The error in the heatsink temperature rise between the analytical and mean experimental measurement is 0.53 o C. The corresponding estimated maximum junction temperature error is 1.09 o C.
IX. CONCLUSION
A method to test high power three-phase grid-connected inverter with LCL filter at its output is proposed. The method does not require a high power source or load. The power taken from the grid supplies only the losses in the system under test. The proposed method does not require additional systems of high power rating and it can be used for thermal testing of the semiconductor devices in either case of the cooling arrangement being common or independent for the individual semiconductor devices or legs of the inverter. The proposed method has been analyzed for a three-phase 4-wire configuration. The control method of the test configuration has been discussed. The procedure for the semiconductor device thermal test has been elaborated and the equivalence of the test methods to the actual system have been shown. The applicability of the method to three-phase 3-wire systems and space vector based PWM techniques has also been shown. Experimental results from the inverter operated at 24 kVA is used to validate the proposed test approach. This test method has wide practical applicability and is suitable for high power applications.
